E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.10.1. Reset Sequence

The following waveforms shows the reset sequence using the i_csr_rst_n (100G)/i_sl_csr_rst_n (10G/25G), i_tx_rst_n (100G)/i_sl_tx_rst_n (10G/25G), and i_rx_rst_n (100G)/i_sl_rx_rst_n (10G/25G) signals.
Figure 34. External Hard Reset Sequence
Figure 35. TX Datapath Reset Sequence
Figure 36. RX Datapath Reset Sequence

Did you find the information on this page useful?

Characters remaining:

Feedback Message