E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.12.2.8. Frame Errors Detected

Offset: 0x323

Frame Errors Detected Fields

Bit Name Description Access Reset
19:0 frmerr Frame error(s) detected
  • 1: A frame error was detected on corresponding lane
  • For single lanes, only bit 0 is used
  • For 100G links, bits 19:0 are used, corresponding to Virtual lanes 0 to 19
  • This bit is sticky, and must be cleared by asserting sclr_frame_error
RO 0x0