E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.12.2.16. EHIP, ELANE, and RS-FEC Reset Status

Offset: 0x32C

soft_rc_reset_status Fields

Bit Name Description Access Reset
5 ehip_rsfec_rx_reset EHIP rsfec RX reset from the reset controller RO 0x0
4 ehip_rsfec_tx_reset EHIP rsfec TX reset from the reset controller RO 0x0
3 ehip_rsfec_reset EHIP rsfec reset from the reset controller RO 0x0
2 ehip_rx_reset EHIP RX reset from the reset controller RO 0x0
1 ehip_tx_reset EHIP TX reset from the reset controller RO 0x0
0 ehip_reset EHIP reset from the reset controller RO 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message