E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.12.1.9. Auto Negotiation Config Register 6

Offset: 0xC6

Auto Negotiation Config Register 6 Fields

Bit Name Description Access Reset
31:0 user_next_page_high User Controlled AN Next page (upper bits)

[31:0]: Unformatted Code Field (or [47:16] when MP bit is low)

Note: When Consortium Next Page Send is enabled (consortium_next_page_send=1), the first two User Next Pages will be ignored and replaced with the Consortium Next Page sequence
RW 0x0

Did you find the information on this page useful?

Characters remaining:

Feedback Message