Intel® Quartus® Prime Standard Edition User Guide: Platform Designer

ID 683364
Date 12/15/2018
Public
Document Table of Contents

3.14.14. Avalon® Tri-State Slave Interface Signal Types

Table 81.  Tri-state Slave Interface Signal Types
Name Width Direction Required Description

address

1 - 32 input

No

Address lines to the slave port. Specifies a byte offset into the slave’s address space.

read

read_n

1 input

No

Read-request signal. Not required if the slave port never outputs data.

If present, data must also be used.

write

write_n

1 input

No

Write-request signal. Not required if the slave port never receives data from a master.

If present, data must also be present, and writebyteenable cannot be present.

chipselect

chipselect_n

1 input

No

When present, the slave port ignores all Avalon® -MM signals unless chipselect is asserted. chipselect is always present in combination with read or write

outputenable

outputenable_n

1 input

Yes

Output-enable signal. When deasserted, a tri-state slave port must not drive its data lines otherwise data contention may occur.

data

8,16, 32, 64, 128, 256, 512, 1024 bidir

No

Bidirectional data. During write transfers, the FPGA drives the data lines. During read transfers the slave device drives the data lines, and the FPGA captures the data signals and provides them to the master.

byteenable

byteenable_n

2, 4, 8,16, 32, 64, 128 input

No

Enables specific byte lanes during transfers.

Each bit in byteenable corresponds to a byte lane in data. During writes, byteenables specify which bytes the master is writing to the slave. During reads, byteenables indicates which bytes the master is reading. Slaves that simply return data with no side effects are free to ignore byteenables during reads.

When more than one byte lane is asserted, all asserted lanes are guaranteed to be adjacent. The number of adjacent lines must be a power of 2, and the specified bytes must be aligned on an address boundary for the size of the data. The following are legal values for a 32-bit slave:

1111	writes full 32 bits
0011	writes lower 2 bytes
1100	writes upper 2 bytes
0001	writes byte 0 only
0010	writes byte 1 only
0100	writes byte 2 only
1000	writes byte 3 only

writebyteenable

writebyteenable_n

2,4,8,16, 32, 64,128 input

No

Equivalent to the logical AND of the byteenable and write signals. When used, the write signal is not used.

begintransfer1

1 input

No

Asserted for the first cycle of each transfer.

Note: All Avalon® signals are active high. Avalon® signals that can also be asserted low list both versions in the Signal Role column.