Intel® Quartus® Prime Standard Edition User Guide: Platform Designer

ID 683364
Date 12/15/2018
Public
Document Table of Contents

4.11.1.3. Avalon® -ST Status Interface

The single-clock FIFO core has two optional Avalon® -ST status source interfaces from which you can obtain the FIFO buffer almost-full and almost empty statuses.