DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 12/12/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.7.9. Newton Root Finding Tutorial Step 4—Control

This design example is part of the Newton-Raphson tutorial. It demonstrates flow control which allows the design to buffer inputs in a FIFO buffer and insert data into pipeline slots as they become available.

The model file is demo_newton_control.mdl.