DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 12/12/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.5. Doubling the Target Clock Rate for a DSP Builder IP Design

Create an IP design.

Procedure

  1. Double-click the EditParams block to open my_firi.m in the MATLAB Editor. Change my_firi_param.ClockRate to 480.0 and click Save.
  2. Simulate the design.
  3. Click DSP Builder > Verify Design, and click Clear Results to clear the output pane.
  4. Click Run Verification.