• FPGA Products
    • FPGA Devices
    • FPGA Software
    • FPGA IP
    • FPGA DEVKITs
    • FPGA Product Support
    • FPGA Developer Center
    • Agilex™ 7 Design Hub
    • Agilex™ 7 System Architecture
    • Agilex™ 7 FPGA Application Design
    • Agilex™ 7 FPGA Board Design
    • Agilex™ 7 Software Development
    • Agilex™ 7 FPGA Interface Protocol
    • Agilex™ 7 FPGA AI Design
    • Agilex™ 7 oneAPI FPGA Guided Journey
    • Agilex™ 5 Design Hub
    • Agilex™ 5 System Architecture
    • Agilex™ 5 FPGA Board Design
    • Agilex™ 5 FPGA Interface Protocol
    • Agilex™ 5 FPGA Application Design
    • Agilex™ 5 Software Development
    • Agilex™ 5 FPGA AI Design Guided Journey
    • Agilex™ 3 Design Hub
    • Agilex™ 3 System Architecture
    • Agilex™ 3 FPGA Board Design
    • Agilex™ 3 FPGA Interface Protocol
    • Agilex™ 3 FPGA Application Design
    • Agilex™ 3 Software Development
    • Stratix® 10 FPGA Developer Center
    • Stratix® 10 Device Quick Links
    • Arria® 10 FPGA Developer Center
    • Arria® 10 Device Quick Links
    • Cyclone® 10 FPGA Developer Center
    • Cyclone® 10 LP FPGA Developer Center
    • Cyclone® 10 LP Device Quick Links
    • Cyclone® 10 GX FPGA Developer Center
    • Cyclone® 10 GX Device Quick Links
    • MAX® 10 FPGA Developer Center
    • MAX® 10 Device Quick Links
    • FPGA Documentation
    • Devices and Product collections
    • Agilex™ 9 FPGA and SoC FPGA
    • Agilex™ 7 FPGA and SoC FPGA
    • Agilex™ 5 FPGA and SoC FPGA
    • Agilex™ 3 FPGA and SoC FPGA
    • Stratix® 10 FPGA and SoC FPGA
    • Arria® 10 FPGA and SoC FPGA
    • Cyclone® 10 GX FPGA
    • Cyclone® 10 LP FPGA
    • MAX® 10 FPGA
    • Arria® V FPGA and SoC FPGA
    • Cyclone® V FPGA and SoC FPGA
    • MAX® V CPLDs
    • Cyclone® IV FPGA
    • Stratix® V FPGA Support
    • Stratix® IV FPGAs Support
    • Stratix® III FPGAs Support
    • Arria® II FPGA Support
    • Cyclone® III FPGAs Support
    • Cyclone® II FPGAs Support
    • MAX® II CPLDs Support
    • Legacy (Obsolete) Altera® FPGAs and Programmable Devices Support Resources
    • Configuration Legacy Device Support
    • Legacy Acceleration Card Support
    • Legacy Development Kit Support
    • Enpirion® Legacy Power Device Support
    • Enpirion® Power Legacy Support
    • FPGA Technical Training
    • FPGA Basics and Getting Started
    • FPGA Technical Training Catalog
    • FPGA Quick Videos
    • FPGA Design Examples
    • FPGA Design Store
    • Altera® FPGA Developer Site
    • FPGA Licensing Center
    • FPGA Software Download and Installation Support
    • Quartus® Prime Software Licensing Q&A
    • FPGA Downloads
    • FPGA Knowledge Base
    • FPGA Design Resources
    • System Architect Developer Support Center
    • Device Configuration Support Center
    • FPGA Device Configuration Solutions
    • Stratix® 10 Supported Flash Devices
    • Arria® 10 SoCs Supported Flash Devices
    • Cyclone® V and Arria® V SoC Supported Flash Devices
    • FPGA Configuration Troubleshooter
    • Board Developer Support Center
    • FPGA PCB Resources
    • FPGA BSDL Support
    • Agilex™ BSDL Models
    • Stratix® 10 BSDL Models
    • Arria® 10 Device BSDL Files
    • Cyclone® 10 GX Device BSDL Files
    • Cyclone® 10 LP Device BSDL Files
    • MAX® 10 BSDL Models
    • Arria® V BSDL Models
    • Cyclone® V BSDL Models
    • Max® V BSDL Models
    • Cyclone® IV BSDL Models
    • Configuration Device BSDL Models
    • Mature FPGA Family BSDL Models
    • Legacy FPGA Family BSDL Models
    • FPGA Schematic Symbols
    • Pin-Out Files for FPGAs
    • FPGA Schematic Review Worksheets
    • PCB Footprint Libraries for Mentor Graphics Tools
    • FPGA Design Software Resource Centers
    • Quartus® Prime Software Support Center
    • FPGA Development Tools Documentation
    • Operating System Support
    • Quartus® Software Latest Version for Device Support
    • Quartus® Prime Pro and Standard Software User Guides
    • Quartus® Prime Software Support
    • Quartus® Prime Software Scripting Support
    • Cable and Adapter Drivers Information
    • Questa*-Intel® FPGA Edition and ModelSim*-Intel® FPGA Edition Software Support
    • I/O Management and Board Development Support Center
    • On-chip Debugging Resource Center
    • Design Entry and Planning Resource Center
    • Optimization Support Resources
    • Timing Analyzer Resource Center
    • Synthesis and Netlist Viewers Resource Center
    • Incremental Compilation Resource Center
    • SOPC Builder Support
    • Changes to the SOPC Component Editor
    • Discontinued Products
    • FPGA ByteBlaster™ II Driver for Linux*
    • ByteBlaster™ II, ByteBlasterMV™ & ByteBlaster Driver for Windows 2000
    • ByteBlasterᵀᴹ II, ByteBlasterMVᵀᴹ & ByteBlasterᵀᴹ Driver for Windows NT 4.0
    • ByteBlaster™ II, ByteBlasterMV™ & ByteBlaster Driver for Windows XP
    • ByteBlaster II, ByteBlasterMV, and ByteBlaster Driver for Windows* Vista 32-Bit
    • FPGA ByteBlasterMV™ Driver for Linux*
    • T-Guard Driver for Windows
    • T-Guard Driver for Windows 2000
    • T-Guard Parallel Port Settings
    • T-Guard Driver for Windows NT 4.0
    • MasterBlaster™ USB Driver Information for Windows XP
    • MasterBlaster™ USB Driver Information for Windows 2000
    • MasterBlaster™ USB Driver Information for Windows 2000
    • MasterBlaster™ USB Driver Information for Windows 98
    • Usb-blaster Driver for Windows 7 and Windows Vista
    • USB-Blaster™ and USB-Blaster II Drivers for Windows XP
    • USB-Blaster™ Driver for Windows 7 and Windows Vista
    • Discontinued Software
    • Setting up Programming Hardware in Quartus® II Software
    • Quartus® II Software Support for High Memory Use Designs
    • Quartus® II Classic Timing Analyzer Resource Center
    • Setting up Programming Hardware in MAX+PLUS® II Software
    • Altera® Programming Unit (APU) USB Driver Information for Windows XP
    • Altera® Programming Unit (APU) USB Driver Information for Windows 98
    • Altera® Programming Unit (APU) USB Driver Information for Windows 2000
    • MPU Driver Information for Windows XP
    • FPGA Download Cable (formerly USB-Blaster) Driver for Linux*
    • Embedded Software Developer Support Center
    • SoC FPGA Bare-metal Developer Center
    • SoC Bootloader
    • SoC Support Center
    • SoC FPGA Embedded Development Suite Support Center
    • Nios® V Processor Developer Center
    • Nios® II Processor Bare-Metal Developer Center
    • Nios® II Processors Support
    • Nios® II Embedded Design Suite Support
    • HLS Compiler Support Center
    • Digital Signal Processing (DSP) IP Support Center
    • Digital Signal Processing (DSP) Support
    • FPGA IP Support
    • PCI Express* IP Support Center
    • DisplayPort IP Support Center
    • JESD204B and JESD204C IP Core Support Center
    • Ethernet Support Center
    • FPGA Interface IP Resources
    • EMIF Support Center
    • External Memory Interface (EMIF) Spec Estimator
    • Archived External Memory IP Specifications
    • EMIF Calibration Checklist
    • Transceiver PHY IP Support Center
    • 10 Gbps Ethernet IP Core Resource Center
    • PCI* Express (PCIE) IP Core Resource Center
    • Serial Digital Interface IP Core Resource Center
    • Serial Digital Interface II IP Support Center
    • RapidIO IP Core Resource Center
    • IP Evaluation and Purchase
    • Power Solutions Resources
    • FPGA Power Components
    • Power Supply Integrity
    • Power Supply Regulation
    • FPGA SmartVID
    • Thermal Management
    • PowerPlay Power Analyzer Support Resources
    • Power Analysis and Optimization FAQ
    • On-Chip Hot-Socketing & Power-Sequencing
    • Early Power Estimators (EPE) and Power Analyzer
    • Early Power Estimator for Stratix® 10 Devices
    • PowerPlay Early Power Estimator Download Arria® 10 Devices
    • Early Power Estimator Download Cyclone® 10 GX Devices
    • Cyclone® 10 LP Early Power Estimator Download
    • PowerPlay Early Power Estimator Download MAX® 10 FPGAs Devices
    • MAX® V PowerPlay Early Power Estimator
    • Stratix® IV and Stratix® V FPGA Early Power Estimator Download
    • Cyclone® IV and Cyclone® V PowerPlay Early Power Estimator Download
    • PowerPlay Early Power Estimator Download Stratix® III Devices
    • Cyclone® III PowerPlay Early Power Estimator Download
    • Early Power Estimator Download for Arria® II GX, Arria® II GZ, and Arria® V Devices
    • Cyclone® II PowerPlay Early Power Estimator Download
    • MAX® II and MAX IIZ PowerPlay Early Power Estimator
    • Signal and Power Integrity Support Center
    • Power Distribution Network
    • Signal Integrity Basics
    • Signal Integrity and Power Integrity Support Center
    • IBIS Models for FPGA Devices
    • SPICE Models for FPGAs
    • Programming Support Center
    • Programming Tools
    • In-Circuit Testers
    • Using In-Circuit Testers to Program ISP-Capable Devices
    • Using Boundary-Scan Tools to Program ISP-Capable Devices
    • Boundary-Scan Tool
    • FPGA Programming Tools
    • Altera® Programming Unit (APU)
    • Temento Systems ISP Support
    • IEEE 1532 Programming
    • Programming Support for Jam STAPL Language
    • Support for Third-Party Programming Hardware
    • Agilent ISP Support
    • EDA Tool Support Resource Center
    • FPGA EDA Partners and EDA Systems
    • FPGA SDK for OpenCL™ - Support Center
    • Legacy FPGA Software - FPGA SDK for OpenCL™
    • OpenCL™ - BSP - Support Center
    • FPGA Quality and Reliability
    • FPGA PCNs, PDNs, and ADVs
    • FPGA Package and Mechanical
    • FPGA Package and Thermal Information
    • Thermal Resistance Information
    • Package Information
    • FPGA Moisture Sensitivity Level (MSL) Search Tool
    • FPGA Functional Analysis, Quality, & Reliability Support
    • Single Event Upsets (SEU)
    • REACh: Materials, Definitions, and Support
    • Intel Low-Halogen Devices
    • Date Code Decoder