FPGA Documentation Index

{"collectionRelationTags":{"relations":{"OR":["etm-74fc3401b6764c42ad8255f4feb9bd9e","etm-d3b801521ba841da80fdd1a3aae06299","etm-20ef38132a9243a0826bd1e320b198f9","etm-c11f0aa1f33b43f6a012dd08ee8ec374","etm-918f05f708794551a10e44d5545c4d19","etm-1e82c0064b9249578dabd58249f24c5b","etm-73cf3cc1679b467c94e69dbcdde7fc7f","etm-311b343e94614a85b7ecd4d3c3c06fb5","etm-74d5e25294dc439f9f20453c5efa34d6"],"AND":["etm-DA5A91DF-5E20-493F-9B3E-14E037831DF1"]},"featuredIds":[]},"collectionId":"653104","resultPerPage":50.0,"filters":[{"facetId":"@stm_10386_en","field":"stm_10386_en","type":"specific","basePath":"Curated","displayName":"Curated","deprecated":false},{"facetId":"fpgadevicefamily","type":"fpgadevicefamily","deprecated":true,"name":"fpgadevicefamily"},{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType"},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated"}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-DA5A91DF-5E20-493F-9B3E-14E037831DF1"],"cardView":false,"defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}"}