3.5.1. Input Register Bank
The input register bank consists of data, dynamic control signals, and two sets of delay registers.
All the registers in the DSP blocks are positive-edge triggered and cleared on power up. Each multiplier operand can feed an input register or a multiplier directly, bypassing the input registers.
The following variable precision DSP block signals control the input registers within the variable precision DSP block:
In 18 x 18 mode, you can use the delay registers to balance the latency requirements when you use both the input cascade and chainout features.
One feature of the input register bank is to support a tap delay line; therefore, you can drive the top leg of the multiplier input (B) from general routing or from the cascade chain, as shown in the following figures. The Stratix® V variable precision DSP block supports 18-bit and 27-bit input cascading.
Did you find the information on this page useful?