9.5.5. Testing the Error Detection Block
You can inject errors into the configuration data to test the error detection block. This error injection methodology provides design verification and system fault tolerance characterization.
Testing via the JTAG Interface
You can intentionally inject single or double-adjacent errors into the configuration data using the EDERROR_INJECT JTAG instruction.
|JTAG Instruction||Instruction Code||Description|
|EDERROR_INJECT||00 0001 0101||Use this instruction to inject errors into the configuration data. This instruction controls the JTAG fault injection register, which contains the error you want to inject into the bitstream.|
You can only inject errors into the first frame of the configuration data. However, you can monitor the error information at any time. Altera recommends that you reconfigure the FPGA after the test completes.
Automating the Testing Process
You can automate the testing process by creating a Jam™ file (.jam). Using this file, you can verify the CRC functionality in-system and on-the-fly without reconfiguring the device. You can then switch to the CRC circuitry to check for real errors caused by an SEU.
Did you find the information on this page useful?