Intel® Stratix® 10 Device Datasheet

Download
ID 683181
Date 1/12/2022
Public
Document Table of Contents

POR Specifications

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the nSTATUS is released high and your device is ready to begin configuration.

Table 99.  POR Delay Specification for Intel® Stratix® 10 Devices
POR Delay Minimum Maximum Unit
AS (Normal mode), AVST ×8, AVST ×16, AVST ×32 12 20 ms
AS (Fast mode) 2 6.5 ms

Did you find the information on this page useful?

Characters remaining:

Feedback Message