Intel® Stratix® 10 Device Datasheet

Download
ID 683181
Date 1/12/2022
Public
Document Table of Contents

Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up. For SDM and HPS, the configuration I/O and peripheral I/O are supported with weak pull-up and weak pull-down options. The internal weak pull-down feature is only supported in selected HPS and SDM I/O. The typical value for this internal weak pull-down resistor is approximately 25 kΩ.

Table 20.  Internal Weak Pull-Up Resistor Values for Intel® Stratix® 10 Devices
Symbol Description Condition (V) Nominal Value Resistance Tolerance Unit
RPU Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option. VCCIO = 3.0 ±5% 25 ±25%
VCCIO = 2.5 ±5% 25 ±25%
VCCIO = 1.8 ±5% 25 ±25%
VCCIO = 1.5 ±5% 25 ±25%
VCCIO = 1.35 ±5% 25 ±25%
VCCIO = 1.25 ±5% 25 ±25%
VCCIO = 1.2 ±5% 25 ±25%

Did you find the information on this page useful?

Characters remaining:

Feedback Message