Intel® Stratix® 10 Device Datasheet

Download
ID 683181
Date 1/12/2022
Public
Document Table of Contents

Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Intel® Quartus® Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in fMAX.

Table 31.  Memory Block Performance Specifications for Intel® Stratix® 10 Devices
Memory Mode Performance
–E1V, –I1V –E2V, –E2L, –I2V, –I2L, –C2L –E3V, –E3X, –I3V, –I3X Unit
MLAB Single port, all supported widths (×16/×32) 1,000 782 667 MHz
Simple dual-port, all supported widths (×16/×32) 1,000 782 667 MHz
Simple dual-port with read-during-write option 550 450 400 MHz
ROM, all supported width (×16/×32) 1,000 782 667 MHz
M20K Block Single-port, all supported widths 1,000 782 667 MHz
Simple dual-port, all supported widths 1,000 782 667 MHz
Simple dual-port, coherent read enabled 1,000 782 667 MHz
Simple dual-port with the read-during-write option set to Old Data, all supported widths 800 640 560 MHz
Simple dual-port with ECC enabled, 512 × 32 600 480 420 MHz
Simple dual-port with ECC, optional pipeline registers enabled, and fast write mode, 512 × 32 1,000 782 667 MHz
Simple dual-port with ECC and optional pipeline registers enabled, with the read-during-write option set to Old Data, 512 × 32 1,000 750 667 MHz
True dual port, all supported widths 600 500 420 MHz
Simple quad-port, all supported widths55 600 480 420 MHz
ROM (single port), all supported widths 1,000 782 667 MHz
ROM (dual port), all supported widths 600 500 420 MHz
eSRAM 56 57 Simple dual-port 200–750 200–640 200–500 MHz
55 Simple quad-port mode is supported only for –E1V, –E2V, and –E3V speed grades of Intel® Stratix® 10 devices.
56 The input clock source for eSRAM must not exceed 20 ps peak-to-peak, or 1.42 ps RMS at 1e–12 BER or 1.22 ps at 1e–16 BER.
57 For speed grade –3 devices, the following clock frequency ranges are not supported:
  • 466.51 MHz – 499.99 MHz
  • 233.26 MHz – 249.99 MHz

Did you find the information on this page useful?

Characters remaining:

Feedback Message