Intel® Stratix® 10 Device Datasheet

ID 683181
Date 1/12/2022
Document Table of Contents

HPS JTAG Timing Characteristics

Table 96.  HPS JTAG Timing Requirements for Intel® Stratix® 10 Devices
Symbol Description Min Typ Max Unit
tJCP TCK clock period 41.66 ns
tJCH TCK clock high time 20 ns
tJCL TCK clock low time 20 ns
tJPSU (TDI) TDI JTAG port setup time 5 ns
tJPSU (TMS) TMS JTAG port setup time 5 ns
tJPH JTAG port hold time 0 ns
tJPCO JTAG port clock to output 0 8 ns
tJPZX JTAG port high impedance to valid output 10 ns
tJPXZ JTAG port valid output to high impedance 10 ns

Did you find the information on this page useful?

Characters remaining:

Feedback Message