Visible to Intel only — GUID: mcn1441099466260
Ixiasoft
Visible to Intel only — GUID: mcn1441099466260
Ixiasoft
I/O Timing
I/O timing data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the timing analysis. You may generate the I/O timing report manually using the Timing Analyzer or using the automated script.
The Intel® Quartus® Prime Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.