Intel® Stratix® 10 Device Datasheet

ID 683181
Date 1/12/2022
Public
Download
Document Table of Contents

Memory Output Clock Jitter Specifications

The clock jitter specification applies to the memory output clock pins clocked by an I/O PLL, or generated using differential signal-splitter and double data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Intel recommends using PHY clock networks for better jitter performance.

The memory clock output jitter is within the JEDEC* specifications with an input of 10 ps peak-to-peak jitter.

Did you find the information on this page useful?

Characters remaining:

Feedback Message