CPRI Intel® FPGA IP User Guide

Download
ID 683595
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.2. AUX Interface Synchronization

Figure 31. Relationship Between Synchronization Pulses and Numbers on the AUX InterfaceThe output synchronization signals are useful for custom user logic, including frame synchronization across hops in multi-hop configurations.

The output synchronization signals are derived from the CPRI frame synchronization state machine.



Did you find the information on this page useful?

Characters remaining:

Feedback Message