CPRI Intel® FPGA IP User Guide

ID 683595
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.22. RX_EX_DELAY Register

Table 76.  IRX_EX_DELAY Register at Offset 0x54
Bits Field Name Type Value on Reset Description
31:24 rx_msrm_period RW 8'b0 Integration period for Rx buffer extended delay measurement.

Program this field with the user-defined value NR, where M/NR = ex_delay_clk period / cpri_clkout period.

23 rx_ex_delay_valid RC 1'b0 Indicates that the rx_ex_delay field has been updated.
22:RX_BUF_DEPTH Reserved UR0 0
(RX_BUF_DEPTH+7):0 rx_ex_delay RO 0 Rx buffer extended delay measurement result. Unit is cpri_clkout clock periods.

Did you find the information on this page useful?

Characters remaining:

Feedback Message