CPRI Intel® FPGA IP User Guide

ID 683595
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.19. TX_DELAY Register

Table 73.  TX_DELAY Register at Offset 0x48
Bits Field Name Type Value on Reset Description
31:9 Reserved UR0 23'b0
8 tx_buf_resync RW 1'b0 Force transmit buffer pointer resynchronization. You can use this register field to resynchronize if, for example, the buffer fill level becomes too high due to due to environmental impacts on the device, such as temperature. Resynchronizing might lead to data loss or corruption.

Do not use this register field to resynchronize after a dynamic CPRI line bit rate change. After a dynamic CPRI line bit rate change the IP core forces resynchronization internally without referring to this register.

7:4 Reserved UR0 4'b0
3:0 tx_buf_delay RO 4'b0 Current transmit buffer fill level.

Did you find the information on this page useful?

Characters remaining:

Feedback Message