JESD204B Intel® FPGA IP User Guide

ID 683442
Date 5/05/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.6. Signals

The JESD204B IP core signals are listed by interface:

  • Transmitter
  • Receiver
Note: You should terminate any unused signals.