JESD204B Intel® FPGA IP User Guide

ID 683442
Date 5/05/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1. Clocking Scheme

To verifying the clocking scheme, follow these steps:

  1. Check that the frame and link clock frequency settings are correct in the PLL Intel® FPGA IP or IOPLL Intel® FPGA IP.
  2. Check the device clock frequency at the FPGA and converter.
  3. For Subclass 1, check the SYSREF pulse frequency.
  4. Check the management clock frequency. For the design examples using Arria V, Cyclone V, and Stratix V devices, this frequency is 100 MHz.