JESD204B Intel® FPGA IP User Guide

ID 683442
Date 8/18/2022
Public
Document Table of Contents

4.5.1. Reset Sequence

Intel® recommends that you assert reset for the JESD204B IP core and transport layer when powering up the PLLs and transceiver.

Did you find the information on this page useful?

Characters remaining:

Feedback Message