JESD204B Intel® FPGA IP User Guide

ID 683442
Date 5/05/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.5.1. Reset Sequence

Intel® recommends that you assert reset for the JESD204B IP core and transport layer when powering up the PLLs and transceiver.