Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: ixo1501726902469
Ixiasoft
Visible to Intel only — GUID: ixo1501726902469
Ixiasoft
2.10.3. Jitter on PLL Clocks
To minimize jitter, the advanced transmit (ATX) PLL and the fractional PLL (fPLL) can source the input reference clock directly from the reference clock buffer without passing through the reference clock network. You must ensure that a location constraint is added to your design to achieve a correct placement on the device.