Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide

ID 683426
Date 11/17/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.1.1. LL Ethernet 10G MAC and Legacy 10-Gbps Ethernet MAC

Current users of the legacy 10-Gbps Ethernet MAC IP core can use the following table to consider migrating to the LL Ethernet 10G MAC Intel® FPGA IP core.

Table 1.  Features Comparison
Feature LL 10GbE MAC Legacy 10GbE MAC
Operating mode
  • 10G
  • 1G/10G
  • 1G/2.5G
  • 1G/2.5G/10G
  • 10M/100M/1G/10G
  • 10M/100M/1G/2.5G/5G/10G (USXGMII)
  • 10M/100M/1G/2.5G
  • 10M/100M/1G/2.5G/10G
  • 10G
  • 1G/10G, 10M/100M/1G/10G
Device support 1
  • Intel® Arria® 10
  • Intel® Cyclone® 10 GX
  • Intel® Stratix® 10
  • Stratix® V
  • Arria® V
  • Arria® II
  • Cyclone® V
  • Cyclone® IV
  • Stratix® V
  • Stratix® IV
Operating frequency
  • 312.5 MHz
  • 322.265625 MHz (10GBASE-R register mode enabled)
  • 156.25 MHz
Latency (TX + RX)
For Intel® Arria® 10 and Intel® Cyclone® 10 GX devices:
  • 60.8 ns (10G MAC)
  • 307 ns (1G MAC)
For Intel® Stratix® 10 devices:
  • 70.4 ns (10G MAC)
  • 319.9 ns (1G MAC)
  • 140.8 ns (10G MAC)
  • 422.4 ns (1G MAC)
Resource utilization For Intel® Arria® 10 and Intel® Cyclone® 10 GX devices:
  • 1,600 ALMs
  • 2,400 ALUTs
  • 2,800 Registers (10G with all options disabled)
For Intel® Stratix® 10 devices:
  • 2,000 ALMs
  • 2,700 ALUTs
  • 2,900 Registers (10G with all options disabled)
2,300 ALMs, 3,100 ALUTs, 4,400 Registers, 2 M20Ks (10G with all options disabled)
Avalon® streaming interface data width
  • 32 bits
  • 64 bits, when the backward compatibility to the legacy MAC is enabled.
  • 64 bits
XGMII data width
  • 32 bits
  • Supports backward compatibility with the legacy MAC
  • 64 bits
Configuration registers
  • 10-bit address bus
  • Supports backward compatibility with the legacy MAC
  • 13-bit address bus
Error detection and correction (ECC) Supported Not supported
10GBASE-R register mode Supported Not supported
96-bit and 64-bit ToD clock formats Supported Not supported
Programmable IPG Supported Not supported
1 Device support depends on the operating mode. Refer to the individual user guides for further details.