Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide

ID 683426
Date 11/17/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5. Configuration Registers

The Low Latency Ethernet 10G MAC Intel® FPGA IP core provides a total of 4 Kb register space that is accessible via the Avalon® memory-mapped interface. Each register is 32 bits wide. Access only registers that apply to the variation of the MAC IP core you are using and enabled features. For example, if you are using the MAC RX only variation, avoid accessing registers specific to the MAC TX only variation. Accessing reserved registers or specific registers to variations that you are not using may produce non-deterministic behavior.