DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 7/15/2024
Document Table of Contents

6.7.5. General Real Matrix Multiply One Cycle Per Output

This design example implements a floating-point matrix multiply. The design performs each vector multiply simultaneously, using many multiply-adds in parallel.

The model file is gemm_flash.mdl.