Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 8/08/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

26.2.2. Scaler Maximum Resolution

The scaler supports input and output field widths and heights up to 65336 pixels. You must ensure that the Number of pixels in parallel combined with the clock rate gives sufficient bandwidth to process the incoming and outgoing fields at the required rate.