Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 8/08/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.2. AXI-Stream Broadcaster IP Parameters

The IP offers compile-time parameters.
Table 55.  AXI-Stream Broadcaster IP Parameters
Parameter Values Description
Video Data Format
Bits per color sample 8 to 16 Select the number of pixels in parallel.
Number of color planes 1 to 4 Select the number of color planes per pixel.
Number of pixels in parallel 1 to 8 Select the number of bits per color sample.
Settings (Global)
Number of outputs 1 to 32 The number of broadcaster outputs
VVP interface type Full, Lite or Full Raster (FR) The interface type of the AXI4-S input and outputs
Input TREADY On or off The input has TREADY
Global stall On or off If at least one output's TREADY signal is low, deassert the input TREADY and stall all output FIFO buffers.
Settings (Per Output Interface)
Output TREADY On or off The output has TREADY
Output FIFO On or off Add a FIFO buffer on the output interface to handle TREADY backpressure
Output FIFO depth

16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768

The maximum depth of the output FIFO buffer for handling TREADY backpressure
Figure 17. AXI-Stream Broadcaster IP Parameter GUI

Did you find the information on this page useful?

Characters remaining:

Feedback Message