Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 8/08/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

12.1.2. Clocked Video Input IP Performance and Resources

Intel provides resource and utilization data for guidance. The IP resource usage depends on the device family, number of supported bits per sample, pixels in parallel, number of color planes and maximum depth of video line buffer.

Table 102.  Clocked Video Input IP Performance and Resources

The table shows ALM usage and fMAX for a design with 1 pixel in parallel, 8 bits per color sample, 3 color planes, and 1,024 output FIFO depth.

Target Device ALMs M20Ks Input Clock fMAX MHz Output Clock fMAX MHz

Intel Agilex (AGFA012R24A2E2V)

971 2 781 781

Intel Arria 10 (10AS066H1F34E1HG)

692 2 609 533

Intel Cyclone 10 GX (10CX220YF672E5G)

693 2 506 511

Intel Stratix 10 (1SX280LN2F43E1VG)

883 2 747 660