Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 8/08/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.1.1. AXI-Stream Broadcaster IP Features

  • Intel FPGA Streaming Video compliant input interface
  • Intel FPGA Streaming Video compliant output interface
  • Optional TREADY signals for full-raster variants
  • Optional global stall
  • Optional output FIFO buffers up to 32K depth
  • 8-bit to 16-bit per color component
  • 1 to 4 color planes per pixel
  • 1 to 8 pixels in parallel
  • Small FPGA resource footprint