Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 8/08/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

22.1.2. Genlock Signal Router IP Performance and Resources

Intel provides resource and utilization data for guidance. The IP resource usage depends on the device family, number of supported inputs and output ports, and input interface type.

Table 295.  Genlock Signal Router IP Performance and ResourcesThe table shows ALM usage and fMAX for a design with 4 input interfaces and 4 output interfaces. All the interfaces are Intel video streaming full-raster interfaces with 10-bit per sample, 3 color planes and 2 pixels in parallel.
Target Device ALMs M20Ks fMAX MHz

Intel Agilex (AGFA012R24A2E2V)

429 0 1000

Intel Arria 10 (10AS066H1F34E1HG)

405 0 645

Intel Cyclone 10 GX (10CX220YF672E5G)

402 0 645

Intel Stratix 10 (1SX280LN2F43E1VG)

428 0 994