Stratix® 10 Hard Processor System Technical Reference Manual
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: pze1481130515213
Ixiasoft
Visible to Intel only — GUID: pze1481130515213
Ixiasoft
19.5.6.2. Transmit FIFO Watermark
Therefore, the goal in choosing a watermark level is to minimize the number of transactions per block, while at the same time keeping the probability of an underflow condition to an acceptable level. In practice, this is a function of the ratio of the rate at which the SPI transmits data to the rate at which the DMA can respond to destination burst requests. †