Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 8/15/2024
Public
Document Table of Contents

11.3.8. Interrupts

The clock manager provides one interrupt output, which is enabled through the interrupt enable register (intrgen). The interrupt can be programmed to trigger when either the PLL achieves or loses its lock.