Stratix® 10 Hard Processor System Technical Reference Manual

ID 683222
Date 8/15/2024
Public
Document Table of Contents

11.3.1.2. Clock Gating

Clock gating enables and disables clock signals. Refer to the Main Group and Peripheral PLL Group Enable Register (en) for more information on what clocks can be gated.