Intel Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide

ID 768844
Date 12/04/2023
Public
Document Table of Contents
Give Feedback

7.2. NoC Clock Control Intel FPGA IP

You use the NoC Clock Control Intel FPGA IP to insert the NoC PLL and NoC SSM. You must provide one NoC Clock Control Intel FPGA IP instance for the hard memory NoC running along the top edge of the die. You must also provide a second NoC Clock Control Intel FPGA IP instance for the hard memory NoC along the bottom of the die.

Access the NoC Clock Control Intel FPGA IP in the IP Catalog by expanding the Intel FPGA Interconnect category and then expanding the NoC subcategory.