Intel Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide

ID 768844
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2.2. GPIO-B Segments

GPIO-B segments are NoC segments that interface with GPIO-B blocks, span one FPGA clock sector, and consist of the following:

  • Three AXI4 initiators on the FPGA fabric side.
  • Two AXI4 targets on the GPIO-B block side.
  • One AXI4 Lite target on the GPIO-B block side.
  • A network of switches that transfer packets laterally along the hard memory NoC and connect to the AXI4 initiators and targets.
Figure 4. GPIO-B Segments


Note: There is an additional service network running parallel to the main switch network. This service network connects the NoC SSM to the AXI4 Lite initiators and targets. NoC initiators can send transactions over the main network to the NoC SSM to access the service network for sideband configuration and system monitoring. Figure 4. GPIO-B Segments does not show this service network.