Visible to Intel only — GUID: lsn1520633264210
Ixiasoft
1. Introduction
2. Quick Start Guide
3. Block and Interface Descriptions
4. Parameters
5. Designing with the IP Core
6. Registers
7. Design Example and Testbench
A. Troubleshooting and Observing the Link
B. Avalon-MM IP Variants Comparison
C. Root Port BFM
D. BFM Procedures and Functions
E. Root Port Enumeration
F. Document Revision History for Intel® L- and H-tile Avalon® Memory-mapped+ IP for PCI Express* User Guide
2.1. Design Components
2.2. Directory Structure
2.3. Generating the Design Example
2.4. Simulating the Design Example
2.5. Compiling the Design Example and Programming the Device
2.6. Installing the Linux Kernel Driver
2.7. Running the Design Example Application
2.8. Ensuring the Design Example Meets Timing Requirements
6.1.1. Register Access Definitions
6.1.2. PCI Configuration Header Registers
6.1.3. PCI Express Capability Structures
6.1.4. Intel Defined VSEC Capability Header
6.1.5. Uncorrectable Internal Error Status Register
6.1.6. Uncorrectable Internal Error Mask Register
6.1.7. Correctable Internal Error Status Register
6.1.8. Correctable Internal Error Mask Register
D.1. ebfm_barwr Procedure
D.2. ebfm_barwr_imm Procedure
D.3. ebfm_barrd_wait Procedure
D.4. ebfm_barrd_nowt Procedure
D.5. ebfm_cfgwr_imm_wait Procedure
D.6. ebfm_cfgwr_imm_nowt Procedure
D.7. ebfm_cfgrd_wait Procedure
D.8. ebfm_cfgrd_nowt Procedure
D.9. BFM Configuration Procedures
D.10. BFM Shared Memory Access Procedures
D.11. BFM Log and Message Procedures
D.12. Verilog HDL Formatting Functions
Visible to Intel only — GUID: lsn1520633264210
Ixiasoft
1.2. Device Family Support
The following terms define IP core support levels for Intel® FPGA IP cores in Intel® Stratix® 10 devices:
- Advance support—the IP core is available for simulation and compilation for this device family. Timing models include initial engineering estimates of delays based on early post-layout information. The timing models are subject to change as silicon testing improves the correlation between the actual silicon and the timing models. You can use this IP core for system architecture and resource utilization studies, simulation, pinout, system latency assessments, basic timing assessments (pipeline budgeting), and I/O transfer strategy (data-path width, burst depth, I/O standards tradeoffs).
- Preliminary support—the IP core is verified with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. It can be used in production designs with caution.
- Final support—the IP core is verified with final timing models for this device family. The IP core meets all functional and timing requirements for the device family and can be used in production designs.
Device Family |
Support Level |
---|---|
Intel® Stratix® 10 |
Final |
Other device families |
No support |
Note: For IP cores that support multiple device families, list the device families sequentially, in alphabetical order.
Related Information