Intel® L- and H-tile Avalon® Memory-mapped+ IP for PCI Express* User Guide

ID 683527
Date 10/19/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Bursting Avalon-MM Slave (BAS) Interface

The Bursting Avalon® -MM Slave module has one user-visible Avalon® -MM slave interface.

For more details on these interface signals, refer to the Avalon® Interface Specifications.

Table 18.  Bursting Slave Avalon-MM Slave and Conduit Interface
Signal Name Direction Description
bas_pfnum_i[<PFNUM_WIDTH>-1:0] Input

Avalon® conduit showing function number.

bas_waitrequest_o Output This signal provides a back-pressure mechanism. It forces the master to wait until the system interconnect fabric is ready to proceed with the transfer.
bas_address_i[63:0] Input  
bas_byteenable_i[63:0] Input

The BAS interface supports all contiguous byteenable patterns.

For burst read transactions, the byte enables must be 64'hFFFF_FFFF_FFFF_FFFF.

bas_read_i Input  
bas_readdata_o[511:0] Output  
bas_readdatavalid_o Output  
bas_response_o[1:0] Output
These bits contain the response status for any transaction happening on the BAS interface:
  • 00: OKAY - Successful response for a transaction.
  • 01: RESERVED - Encoding is reserved.
  • 10: SLAVEERROR - Error from an endpoint slave. Indicates an unsuccessful transaction.
  • 11: DECODEERROR - Indicates attempted access to an undefined location.
bas_write_i Input  
bas_writedata_i[511:0] Input  
bas_burstcount_i[3:0] Input  
Table 19.  Bursting Slave Avalon-MM Slave Parameters
Name Value
waitrequestAllowance 0
maximumPendingReadTransactions 64