Intel® L- and H-tile Avalon® Memory-mapped+ IP for PCI Express* User Guide

ID 683527
Date 10/19/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.4.1. Device Capabilities

Table 39.  Device Registers


Possible Values

Default Value


Maximum payload sizes supported

128 bytes

256 bytes

512 bytes

512 bytes

Specifies the maximum payload size supported. This parameter sets the read-only value of the max payload size supported field of the Device Capabilities register.

A 128-byte read request size results in the lowest latency for typical systems.

Address: 0x074.