E-tile Hard IP Intel® Agilex™ Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration

ID 683860
Date 12/11/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.5.5. 100G Ethernet Dynamic Reconfiguration Design Example Interface Signals

The following signals are hardware dynamic reconfiguration design example signals for 100G Ethernet Dynamic Reconfiguration variants.

Table 47.  100G Ethernet Dynamic Reconfiguration Design Example Hardware Interface Signals
Signal Direction Comments
clk100 Input Input clock for reconfiguration. Drive at 100 MHz. The intent is to drive this from a 100 Mhz oscillator on the board.
cpu_resetn Input Input reset for the dynamic reconfiguration controller.
i_csr_rst_n   Resets the entire IP core.
refclk Input 156.25 MHz clock for the 100G Ethernet IP core..
o_tx_serial Output Transmit serial data.
i_rx_serial Input Receiver serial data.

Did you find the information on this page useful?

Characters remaining:

Feedback Message