Intel® Arria® 10 Avalon® Streaming with SR-IOV IP for PCIe* User Guide

ID 683686
Date 1/11/2022
Document Table of Contents

1.1.1. SR-IOV Features

New features in the Intel® Quartus® Prime 17.1 release:

  • Added parameter to invert TX polarity.

The Intel® Arria® 10 Hard IP for PCI Express with SR-IOV supports the following features:

  • Support for ×4, and ×8 configurations with Gen2 or Gen3 lane rates for Endpoints
  • Configuration Spaces for up to eight PCIe Physical Functions (PFs) and a maximum of 2048 Virtual Functions (VFs) for the PFs
  • Base address register (BAR) checking logic
  • Dedicated 16 kilobyte (KB) receive buffer
  • Platform Designer example designs demonstrating parameterization, design modules, and connectivity
  • Extended credit allocation settings to better optimize the RX buffer space based on application type
  • Support for Advanced Error Reporting (AER) for PFs
  • Support for Address Translation Services (ATS) and TLP Processing Hints (TPH) capabilities
  • Support for a Control Shadow Interface to read the current settings for some of the VF Control Register fields in the PCI and PCI Express Configuration Spaces
  • Support for Configuration Space Bypass Mode, allowing you to design a custom Configuration Space and support multiple functions
  • Support for Function Level Reset (FLR) for PFs and VFs
  • Support for Gen3 PIPE simulation
  • Support for the following interrupt types:
    • Message signaled interrupts (MSI) for PFs
    • MSI-X for PFs and VFs
    • Legacy interrupts for PFs
  • Easy to use:
    • Flexible configuration.
    • Example designs to get started.

The Intel® Arria® 10 Avalon-ST Interface with SR-IOV PCIe Solutions User Guide explains how to use this IP core and not the PCI Express protocol. Although there is inevitable overlap between these two purposes, use this document only in conjunction with an understanding of the PCI Express Base Specification.

Note: This release provides separate user guides for the different variants.