Intel® Arria® 10 Avalon® Streaming with SR-IOV IP for PCIe* User Guide

Download
ID 683686
Date 1/11/2022
Public
Document Table of Contents

6.14. Advanced Error Capabilities and Control Register

Table 71.  Advanced Error Capabilities and Control Register - 0x118

Bits

Register Description

Default Value

Access

[4:0]

First Error Pointer

0

ROS

[5]

ECRC Generation Capable

Set in Platform Designer

RO

[6]

ECRC Generation Enable

0

RW

[7]

ECRC Check Capable

Set in Platform Designer

RO

[8]

ECRC Check Enable

0

RW

[31:9] Reserved 0 RO

Did you find the information on this page useful?

Characters remaining:

Feedback Message