E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.9.8. Ethernet Adaptation Flow for 10G/25G and 100G/4x25G Dynamic Reconfiguration Design Example

Refer to Loading a PMA Configuration and PMA Registers 0x200 to 0x203 Usage sections in the E-tile Transceiver PHY User Guide for more details on the adaptation flow and how to get started.

This adaptation flow assumes a valid Ethernet traffic. 10GE/25GE variant uses the external AIB clocking. 100GE/4x25G variant is using a non-external AIB clocking.

  1. Assert i_sl_tx_rst_n/i_tx_rst_n/soft_tx_rst and i_sl_rx_rst_n/i_rx_rst_n/soft_rx_rst signals.
  2. Disable the PMA 9.
  3. Trigger PMA analog reset 10. Don't call the interrupt sequencer.
  4. Perform dynamic reconfiguration sequence:
    1. Switch reference clock.
    2. Change reference clock ratio.
    3. Apply RX phase slip.
    4. Reconfigure AIB, EHIP, PCS, and enable/disable RS-FEC registers.
  5. In 100GE/4x25GE variants, perform the dynamic reconfiguration reset. Dynamic Reconfiguration requires a staggered reset. For more information, refer to the reset sequence information in the E-tile Hard IP Intel® Stratix® 10 Design Example User Guide: Ethernet, CPRI PHY, and Dynamic Reconfiguration.
  6. Enable the PMA9.
  7. Deassert the i_sl_tx_rst_n/i_tx_rst_n/soft_tx_rst signal.
  8. If using a PMA configuration, load the PMA configuration using control status registers (CSR). This is loaded to the registers using PMA registers 0x200 to 0x203 11.
    1. Write 0x40143 = 0x80.
    2. Read 0x40144[0] until it changes to 1.
  9. Enable internal serial loopback 12 and run initial adaptation. Verify that the initial adaptation status is complete using interrupt code 0x0126 and data 0x0B00.
  10. Enable mission mode and disable internal serial loopback (skip this step if using internal serial loopback)12.
  11. Wait for valid data traffic on RX and then proceed to the next step.
  12. Run initial adaptation. Verify that the initial adaptation status is complete using interrupt code 0x0126 and data 0x0B00 (skip this step if using internal serial loopback).
  13. Run continuous adaptation 13.
  14. Deassert the i_sl_rx_rst_n/i_rx_rst_n/soft_rx_rst signal.
  15. Optional: Verify that the link status signal rx_aligned transitions high.
  16. Send packets.
9 Refer to 0x0001: PMA Enable/Disable section in the E-tile Transceiver PHY User Guide.
10 Refer to PMA Analog Reset section in the E-tile Transceiver PHY User Guide.
11 Refer to Loading a PMA Configuration and PMA Registers 0x200 to 0x203 Usage sections in the E-tile Transceiver PHY User Guide.
12 For how to enable and disable internal serial loopback, refer to 0x0008: Internal Serial Loopback and Reverse Parallel Loopback Control section in the E-tile Transceiver PHY User Guide.
13 During the continuous adaptation, the link partner must keep sending the data. If link goes down, the entire sequence must be repeated.