E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.12.3.7. EHIP TX MAC Feature Configuration

Offset: 0x40B

EHIP TX MAC Feature Configuration Fields

Bit Name Description Access Reset
31:15 am_period TX Alignment Marker Period
Sets the number of TX clock cycles that are used to send regular data between Alignment Markers
  • At power-on, this is set to 17'd81915
  • After i_csr_rst_n, if the module parameter sim_mode is enabled, this parameter is set to a simulation mode value appropriate for the selected rate
  • After i_csr_rst_n, if the module parameter sim_mode is disabled, this parameter is set to mission mode value appropriate for the selected rate
RW 0x13FFB
9 txcrc_covers_preamble Enable CRC over preamble

0: TX CRC calculated over Ethernet Frame (default)

1: TX CRC calculated over frame plus preamble
  • At power-on, txcrc_covers_preamble is set to 0
  • After i_csr_rst_n is asserted, txcrc_covers_preamble is set to the value given by module parameter txcrc_covers_preamble
RW 0x0
8:6 flowreg_rate Sets the valid toggle rate of the TX MAC flow regulator

0: 100G

1: Reserved

2: Reserved

3:25G or 10G (without PTP)

4:10G (with PTP or when External AIB clocking is enabled)

5: Reserved

6: Reserved

7: Use custom cadence

RW 0x0
5:3 am_width Sets the number of cycles for each AM pulse
Sets the number of TX clock cycle that the AM pulse is held high
  • After power-up, am_width is set to 5
  • After i_csr_rst_n is asserted, am_width is set according to the rate of the channel
  • Set to 5 for 100G channels
  • Set to 4 for 25G channels that use RS-FEC
  • Set to 1 for all other types of channels
RW 0x5
2:1 ipg DIC Average Min IPG
Sets the average minimum IPG enforced by the Deficit Idle Counter:
  • 2'd0: 12 bytes (default)
  • 2'd1:10 bytes
  • 2'd2:8 bytes
  • 2'd3:1 byte
  • After power-up, ipg is set to 0 (12 bytes)
  • After i_csr_rst_n is asserted, ipg is set to the value given by the module parameter tx_ipg_size
RW 0x0
0 en_pp Enable TX Preamble Passthrough

1: Preamble-passthrough mode enabled - bytes 1 to 7 of each SOP word can be used as preamble bytes at the start of the Ethernet packet

0: A standard Ethernet preamble can be used for TX packets

RW 0x0