E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.10. E-Tile CPRI PHY Intel FPGA IP Interface Signals

All input signal names begin with i_ and all output signal names begin with o_.

Multi-channel signal names contain an array index [n] to the end of their name, where n= 0 to 3.

Did you find the information on this page useful?

Characters remaining:

Feedback Message