E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.7.6. Compiling the Full Design

You can use the Start Compilation command on the Processing menu in the Intel® Quartus® Prime Pro Edition software to compile your design.
Note: Intel does not guarantee timing closure, you may need to add extra timing constraint for your Ethernet Design. For additional timing constraint, refer to the E-Tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Design Example User Guide or E-Tile Hard IP for Ethernet Intel Agilex FPGA IP Design Example User Guide.

Did you find the information on this page useful?

Characters remaining:

Feedback Message