E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents External Time-of-Day Module for 1588 PTP Variations

E-Tile Hard IP for Ethernet Intel® FPGA IP that include the 1588 PTP module require an external time-of-day (TOD) module to provide the current time-of-day in each clock cycle, based on the incoming clock. For more information, refer to the External Time-of-Day Module for Variations with 1588 PTP Feature.

Note: You can observe a difference of 2 alignment marker period between the timestamp of the external ToD and TAM in the E-Tile Hard IP for Ethernet Intel FPGA IP when the external ToD module is set to use 16 bits fractional nanoseconds. However, the TAM module has a 24 bit fns representation to do the drift correction and does not rely on the external ToD timestamp.