E-tile Hard IP User Guide: E-Tile Hard IP for Ethernet and E-Tile CPRI PHY Intel® FPGA IPs

ID 683468
Date 8/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.11.17.3.3. Four 25G Ethernet Channels (with FEC) within a Single FEC Block

Table 64.  Use Case Configuration
Data Rate per Channel Number of Channels Core Interface
25.78125 Gbps 4 64 bits

Master-Slave Configuration: Option 1

All four channels use a common FEC block but FEC will use only one clock from the 4 available channels. The channel that provides the FEC clock is considered as a master. The other 3 channels use that same clock for clocking their TX and RX data path, and are considered as slave channels. Any interruption on master channel PMA, a PMA reset, for example, impacts the slave channels. This creates a dependency between the master and the slave channels.

Connect o_clk_pll_div64 (402.83MHz) to the i_sl_clk_tx and i_sl_clk_rx. If you use any other source for i_sl_clk_tx or i_sl_clk_rx, make sure i_sl_clk_tx and i_sl_clk_rx have 0 PPM difference with the o_clk_pll_div64.

Figure 60.  Ethernet 25G x 4 (FEC On) Master-Slave Configuration Option 1RX FEC is also clocked by the TX PMA generated clock.

Master-Slave Configuration: Option 2 - External AIB Clocking Scheme

In this configuration, you can select to import the TX and RX datapath clocks and EMIB clock from an external source outside of the targeted transceiver channels. Enable this by selecting the checkbox Enable External AIB Clocking from IP Parameter Editor. An extra input port is exposed in the transceiver channel core interface to drive the individual EMIB clock for each 25 Gbps channel. The FEC clock is still provided by the Master channel. The Stratix® 10 E-Tile Transceiver Native PHY Intel FPGA IP in PLL mode acts as the external source to provide clock to transceiver channel. Before resetting the transceiver channel, you must read the o_tx_pll_locked output from the PLL channel:
  • Wait until o_tx_pll_locked output from the PLL channel is asserted before deasserting the transceiver channel reset at power-up.
  • If o_tx_pll_locked from the PLL channel is deasserted at any time, hold the respective transceiver channel in reset until o_tx_pll_locked is reasserted.
The PLL Channel and the Ethernet channel should have the same reference clock source.

The following figure shows one master 25 Gbps channel providing the datapath clock to other three slave 25 Gbps channels. This method removes the dependency of a PMA reset between the Master and Slave channels.

Figure 61. Ethernet 25G x 4 (FEC On) Master-Slave Configuration: External AIB Clocking

Master-Slave Configuration: Option 3 - Dynamic Reconfiguration

In this configuration, you can dynamically reconfigure the Master Channel 0 from 25G to 10G. This configuration uses four 25G Ethernet channels with RS-FEC enabled at power on. Channel 0 is considered the Master channel and channel 1 ~ channel 3 are considered Slave channels. After power on, the 25G Master Channel with RS-FEC enable reconfigures from 25.78125 Gbps to 10.3125 Gbps.

Below figure is an example of possible dynamic reconfiguration on Master channel. You can reconfigure the master channel to any mode without bringing down the slave channel functionality with the exception of the direct PMA.

Figure 62. Ethernet 25G x 4 (FEC On) Master-Slave Configuration: Dynamic Reconfiguration

For more information on the dynamic reconfiguration examples, refer to the Dynamic Reconfiguration Design Example User Guide.